RiftCore is a 9-stage, single-issue, out of order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache system.
The further versions will be moved to Rift2Core. Chisel3 will be used to develop.
| Last Commit |  |
Status |  |
Support ISA |  |
|---|---|---|---|---|---|
 |
|||||
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
|||
 |
|||||
 |
|||||
 |
|||||
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
-
-
Notifications
You must be signed in to change notification settings - Fork 10
RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System
License
whutddk/RiftCore
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System