{"payload":{"header_redesign_enabled":false,"results":[{"id":"315222577","archived":false,"color":"#b2b7f8","followers":33,"has_funding_file":true,"hl_name":"whutddk/RiftCore","hl_trunc_description":"RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":315222577,"name":"RiftCore","owner_id":20044360,"owner_login":"whutddk","updated_at":"2022-09-21T14:13:54.274Z","has_issues":true}},"sponsorable":true,"topics":["mcu","risc-v","rv64imc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Awhutddk%252FRiftCore%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/whutddk/RiftCore/star":{"post":"L46JU9k1FSjuZMuPUoDf42HNYOgDhc0FB743t3wwnXT6rKOhvQCQwOF-pxdH1UddrE7LjodyhX7VPonv3mRybA"},"/whutddk/RiftCore/unstar":{"post":"cnvwqs1joWiVe_wCHwfaaM8M-woyU93ZayzptK-bOHKX1ZI6ZBEeK3Qb6_Ct5y2I3g5tIRbc8reuruBtSCeAbQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"6VVGSwPFsvaxBm2OXFpSHpVswzy1KgsdZdd7BLefhIhVDkuHcDmWSpqONIc2RsPa70bEinkMSSlGHXgEFHQTdw"}}},"title":"Repository search results"}