[Dependabot]: Bump neorv32 from 21fea6d to c303756
#69
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
![dependabot[bot]](https://github.com/avatars/in/29110?s=60&v=4){kind=small}
Bumps [neorv32](https://github.com/stnolting/neorv32) from `21fea6d` to `c303756`. - [Release notes](https://github.com/stnolting/neorv32/releases) - [Commits](stnolting/neorv32@21fea6d...c303756) --- updated-dependencies: - dependency-name: neorv32 dependency-type: direct:production ... Signed-off-by: dependabot[bot] <support@github.com>
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Bumps neorv32 from
21fea6dtoc303756.Commits
c303756✨ Add RISC-V Zicond ISA extension (#743)e2416ac[figures] processor: add Zicond ISA block9e50291[README] add Zicondf09052e[docs] update ISA sections, add Ziconde02eca5[changelog] add v1.9.2.1bc7831e[sim] enable Zicond in testbenchesb093794[cpu] add Zicond instructions to back-endd76aa2f[top] add new top generic to enable Ziconda7c093b[rtl] add cp5 (cond)52c6f22[rtl] add Zicond co-processor VHDL sourceDependabot will resolve any conflicts with this PR as long as you don't alter it yourself. You can also trigger a rebase manually by commenting
@dependabot rebase.Dependabot commands and options
You can trigger Dependabot actions by commenting on this PR:
@dependabot rebasewill rebase this PR@dependabot recreatewill recreate this PR, overwriting any edits that have been made to it@dependabot mergewill merge this PR after your CI passes on it@dependabot squash and mergewill squash and merge this PR after your CI passes on it@dependabot cancel mergewill cancel a previously requested merge and block automerging@dependabot reopenwill reopen this PR if it is closed@dependabot closewill close this PR and stop Dependabot recreating it. You can achieve the same result by closing it manually@dependabot show <dependency name> ignore conditionswill show all of the ignore conditions of the specified dependency@dependabot ignore this major versionwill close this PR and stop Dependabot creating any more for this major version (unless you reopen the PR or upgrade to it yourself)@dependabot ignore this minor versionwill close this PR and stop Dependabot creating any more for this minor version (unless you reopen the PR or upgrade to it yourself)@dependabot ignore this dependencywill close this PR and stop Dependabot creating any more for this dependency (unless you reopen the PR or upgrade to it yourself)