FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
-
Updated
Nov 20, 2023 - Verilog
FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
An automatic traffic light controller is designed and simulated using the concept of Finite State Machine in ModelSim.
This repository contains the solutions of the problems given on HDLbits site.
A full hardware implementation of the AES using Verilog, supporting SPI communication between all modules.
This repository focuses on designing and simulating logical circuits using Verilog HDL (Hardware Description Language) with the Icarus Verilog simulator.
Compilation of Verilog behavioral models and test benches for the four types of flip-flops (SR, JK, D, and T)
This repository contains the verilog implementation of basic combinational and sequential digital circuits.
Add a description, image, and links to the sequential-circuits topic page so that developers can more easily learn about it.
To associate your repository with the sequential-circuits topic, visit your repo's landing page and select "manage topics."