altera-fpga
Here are 7 public repositories matching this topic...
Graph Processing Framework that supports || OpenMP || CAPI
-
Updated
Jan 21, 2023 - SystemVerilog
This repo is the lab materials for NTUEE DCLAB (http://dclab.ee.ntu.edu.tw).
-
Updated
Oct 26, 2019 - SystemVerilog
DS1302 Real-time Clock (RTC) Module Interfacing with Terasic DE-10 Standard FPGA
-
Updated
Jul 30, 2022 - SystemVerilog
Simple Central Processing Unit (CPU) Design using Terasic DE-10 Standard FPGA
-
Updated
Aug 3, 2022 - SystemVerilog
UART Receiver and Transmitter using Terasic DE-10 Standard FPGA
-
Updated
Aug 4, 2022 - SystemVerilog
Basic Stopwatch Design using Terasic DE-10 Standard FPGA
-
Updated
Jul 30, 2022 - SystemVerilog
Improve this page
Add a description, image, and links to the altera-fpga topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the altera-fpga topic, visit your repo's landing page and select "manage topics."