Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Issue 3 verilog support #29

Merged
merged 28 commits into from
Jul 20, 2016
Merged

Issue 3 verilog support #29

merged 28 commits into from
Jul 20, 2016

Conversation

suoto
Copy link
Owner

@suoto suoto commented Jul 20, 2016

  • Added some Verilog and SystemVerilog support. Should be a little rough around the edges. Fixes issue Add Verilog support #3.
  • Updated GHDL version used on CI from 0.31 to 0.33 due to Windows problems
  • Added/fixed copyright and license on all files
  • Started moving all files used on CI to the hdlcc repo to avoid version mismatches

@codecov-io
Copy link

codecov-io commented Jul 20, 2016

Current coverage is 94.99%

No coverage report found for master at 0dca994.

Powered by Codecov. Last updated by 0dca994...2762809

@suoto suoto merged commit 6a68163 into master Jul 20, 2016
@suoto suoto deleted the issue_3_verilog_support branch July 20, 2016 03:12
@suoto suoto removed the in progress label Jul 20, 2016
@suoto suoto mentioned this pull request Jul 20, 2016
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants