Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[XIP] add clock divider for fine-tuning #731

Merged
merged 5 commits into from
Nov 18, 2023
Merged

[XIP] add clock divider for fine-tuning #731

merged 5 commits into from
Nov 18, 2023

Commits on Nov 18, 2023

  1. Configuration menu
    Copy the full SHA
    a5ebcc7 View commit details
    Browse the repository at this point in the history
  2. [changelog] add v1.9.1.2

    stnolting committed Nov 18, 2023
    Configuration menu
    Copy the full SHA
    44498f5 View commit details
    Browse the repository at this point in the history
  3. Configuration menu
    Copy the full SHA
    fed34aa View commit details
    Browse the repository at this point in the history
  4. Configuration menu
    Copy the full SHA
    4222dd7 View commit details
    Browse the repository at this point in the history
  5. [sw] update SVD dile

    * add SPI high-speed mode flag
    * add XIP clock divider bits
    stnolting committed Nov 18, 2023
    Configuration menu
    Copy the full SHA
    d456177 View commit details
    Browse the repository at this point in the history