Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Usefull makefile and some backends #7

Closed
wants to merge 36 commits into from
Closed

Usefull makefile and some backends #7

wants to merge 36 commits into from

Conversation

hitch2
Copy link

@hitch2 hitch2 commented Feb 12, 2021

No description provided.

@hitch2
Merge pull request #1 from stnolting/master
ce516d7 
[changelog] added link to latest release
@hitch2
Merge pull request #2 from stnolting/master
da646f0 
up-to-date
@hitch2
Merge pull request #3 from stnolting/master
a12f33a 
up-to-date
@hitch2
Merge pull request #4 from stnolting/master
7aec7e4 
Up-to-date
@hitch2
Merge pull request #5 from stnolting/master
d9ba187 
Up-to-date
@hitch2
Merge pull request #6 from stnolting/master
21f606c 
Up-to-date
@hitch2
Merge pull request #7 from stnolting/master
9fc2687 
Up-to-date
@hitch2
Merge pull request #8 from stnolting/master
49af690 
Up-to-date
@hitch2
Merge pull request #9 from stnolting/master
bd245c0 
Up-to-date
@hitch2
Merge pull request #10 from stnolting/master
0e65573 
Up-to-date
@hitch2
Merge pull request #11 from stnolting/master
667b9a4 
Up-to-date
@hitch2
Merge pull request #12 from stnolting/master
3d565a5 
Up-to-date
@hitch2
Merge pull request #13 from stnolting/master
6f510db 
Up-to-date
@hitch2
Merge pull request #14 from stnolting/master
633621b 
Up-to-date
@hitch2
Some cool features!
2432246 
- Add MakeFile for control all processes in project.
- Add Intel Quartus Prime project for Marsohod3 board with FPGA MAX10 10M50SAE144C8GES.
@hitch2
Merge pull request #15 from stnolting/master
a05305f 
Up-to-date
@hitch2
Update from origin
f7184c1
@hitch2
[backend] minor typo edits
448b430
@hitch2
[Backend] Introduction coefficient of division input clock
3c6781d
@hitch2
[backend] Minor typo edits
a014de2
@hitch2
[backend] Add Intel Quartus Prime project for Marsohod3 with double c…
492acf9 
…ore NeoRV32
@hitch2
Merge pull request #16 from stnolting/master
85d856a 
Up-to-date
@hitch2
Merge pull request #17 from stnolting/master
04ba877 
Up-to-date
@hitch2
Merge pull request #18 from stnolting/master
f1cffe8 
Up-to-date
@hitch2
Merge remote-tracking branch 'origin/master'
23b2e93
@hitch2
Branch mergefication
ef0e334
@hitch2
[backend] Error correction in wb_dp_ram
9433013
@hitch2
Merge pull request #19 from stnolting/master
b19c353 
Up-to-date
@hitch2
Merge remote-tracking branch 'origin/master'
2ee61ba
@hitch2
Branch mergefication
8368f18
@stnolting stnolting added the delayed Coming back to this later label Feb 22, 2021
stnolting added a commit that referenced this pull request Mar 28, 2021
@stnolting
added folder for exemplary FPGA setups - #7
2ff5e65 
this folder is still work-in-progress 🚧
@stnolting
Copy link
Owner

Thanks for your contribution!

I have added a dedicated boards folder for exemplary FPGA board setups. Please update (and squash) your commits targeting the new directory and open a new pull request. 👍

@stnolting stnolting closed this Mar 30, 2021
@mikaelsky mikaelsky mentioned this pull request Feb 1, 2024
Closed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
delayed Coming back to this later stale
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

None yet
2 participants
@hitch2 @stnolting