Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[rtl] add "async TX" Wishbone option #352

Merged
merged 5 commits into from
Jun 22, 2022
Merged

[rtl] add "async TX" Wishbone option #352

merged 5 commits into from
Jun 22, 2022

Commits on Jun 20, 2022

  1. [rtl/system_integration] add wishbone async TX generic

    @stnolting
    stnolting committed Jun 20, 2022
    Configuration menu
    Copy the full SHA
    407fdbb View commit details
    Browse the repository at this point in the history

Commits on Jun 21, 2022

  1. [sim] add all ext. mem generics

    @stnolting
    stnolting committed Jun 21, 2022
    Configuration menu
    Copy the full SHA
    a325c8b View commit details
    Browse the repository at this point in the history

  2. [rtl] add Wishbone "async TX" option 

    -> no registers for outgoing signals; one cycle less latency but might impact critical path
    @stnolting
    stnolting committed Jun 21, 2022
    Configuration menu
    Copy the full SHA
    f4a005d View commit details
    Browse the repository at this point in the history

  3. [docs] update Wishbone sections

    @stnolting
    stnolting committed Jun 21, 2022
    Configuration menu
    Copy the full SHA
    201cf44 View commit details
    Browse the repository at this point in the history

  4. [changelog] add v1.7.2.10

    @stnolting
    stnolting committed Jun 21, 2022
    Configuration menu
    Copy the full SHA
    940c8c4 View commit details
    Browse the repository at this point in the history