Skip to content

Commit

Permalink
[Dependabot]: Bump neorv32 from 3b02874 to 89d0f9d
Browse files Browse the repository at this point in the history 
Bumps [neorv32](https://github.com/stnolting/neorv32) from `3b02874` to `89d0f9d`.
- [Release notes](https://github.com/stnolting/neorv32/releases)
- [Commits](stnolting/neorv32@3b02874...89d0f9d)

---
updated-dependencies:
- dependency-name: neorv32
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
  • Loading branch information
@dependabot
dependabot[bot] committed Jun 3, 2024
1 parent 459f330 commit 8c0504d
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion neorv32
Submodule neorv32 updated 28 files
+2 −0 CHANGELOG.md
+1 −4 README.md
+10 −9 docs/datasheet/soc.adoc
+3 −1 docs/datasheet/soc_dcache.adoc
+3 −1 docs/datasheet/soc_icache.adoc
+19 −5 docs/datasheet/soc_xbus.adoc
+ − docs/figures/neorv32_bus.png
+ − docs/figures/neorv32_logo_riscv_small.png
+ − docs/figures/vivado_ip_soc.png
+4 −3 docs/legal.adoc
+ − docs/references/bitmanip-draft.pdf
+ − docs/references/riscv-privileged.pdf
+ − docs/references/riscv-spec.pdf
+ − docs/references/riscv-unprivileged.pdf
+ − docs/references/riscv-zicond_1.0.1.pdf
+45 −112 rtl/core/neorv32_cache.vhd
+3 −8 rtl/core/neorv32_gpio.vhd
+11 −10 rtl/core/neorv32_intercon.vhd
+2 −1 rtl/core/neorv32_package.vhd
+20 −16 rtl/core/neorv32_top.vhd
+2 −0 rtl/core/neorv32_xbus.vhd
+10 −33 rtl/core/neorv32_xip.vhd
+1 −1 rtl/system_integration/neorv32_vivado_ip.tcl
+10 −14 rtl/system_integration/neorv32_vivado_ip.vhd
+1 −0 sim/neorv32_tb.vhd
+1 −0 sim/simple/neorv32_tb.simple.vhd
+0 −4 sw/example/processor_check/main.c
+0 −13 sw/lib/include/neorv32_cpu.h

0 comments on commit 8c0504d

Please sign in to comment.