Skip to content
View avinashy2j's full-sized avatar

Block or report avinashy2j

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. StaticTimingAnalysis StaticTimingAnalysis Public

    Implementation of Timing Exceptions in RTL design for STA

    Tcl 2 1

  2. WallaceTreeMultiplier WallaceTreeMultiplier Public

    Full Custom Design of 5-bit x 5-bit Multiplier Circuit

  3. CarryRipppleAdderWithFlags CarryRipppleAdderWithFlags Public

    ASIC implementation of 64-bit CRA with flags

    Verilog

  4. MIPSS_32Pipelined-Processor MIPSS_32Pipelined-Processor Public

    Verilog

  5. ALU32_7nmFinFET ALU32_7nmFinFET Public

    Verilog

  6. RISC32NetlsitToGDSII RISC32NetlsitToGDSII Public

    Physical Design of RISC processor