Skip to content

16-bit RISC processor model (from ALU, ICTR, RAM and Register Memory to MPU, microprogram controlled AU and CPU itself) in VHDL

Notifications You must be signed in to change notification settings

valerii-martell/CPU-Model-FPGA

Repository files navigation

CPU Model FPGA (VHDL)

Codacy Badge

A 16-bit RISC processor core model in VHDL. All including components and testbenches tested on both Xilinx and Altera boards.

The project includes the following subprojects (in various implementation variations), each of which is part of the final processor core:

  1. Arithmetic Logic Unit (LSM)
  2. Interrupt Controller Type Register (ICTR)
  3. Random Access Memory (RAM)
  4. Registers-based RAM e.g. Fast Memory (FM)
  5. Multiplication Unit (MPU) with Local State Machine (LSM)
  6. Arithmetic Unit with Microprogram Control
  7. Central Processing Unit (CPU)

Auto-generation electrical circuits are present inside projects.

RAM:

image

FM:

image

MPU with FSM:

image image image

AU with Microprogram Control:

image image image image

CPU:

image image

About

16-bit RISC processor model (from ALU, ICTR, RAM and Register Memory to MPU, microprogram controlled AU and CPU itself) in VHDL

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published