Skip to content
View ucycg's full-sized avatar

Block or report ucycg

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ucycg/README.md
  • 👋 Hi, I’m Justin @ucycg
  • 👀 I’m interested in Electrical Engineering
  • 🌱 I’m currently studying EE Master Degree @ KIT
  • I can code mostly in C/C++ and also a little bit of Python
  • Also I try to learn VHDL/Verilog as I'm working on a master thesis in Digital Design (Physical Implementation) with Cadence Tools (Xcelium/Genus/Innovus)

Popular repositories Loading

  1. ucycg ucycg Public

    Config files for my GitHub profile.

  2. neorv32 neorv32 Public

    Forked from stnolting/neorv32

    🚀 A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    VHDL