A Pseudo-Random Noise Sequence Generator VHDL implementation to synthesize on a Zync FPGA for the Digital Systems Design course of University of Pisa, 2019.
-
Updated
Aug 14, 2019 - VHDL
A Pseudo-Random Noise Sequence Generator VHDL implementation to synthesize on a Zync FPGA for the Digital Systems Design course of University of Pisa, 2019.
Add a description, image, and links to the zync-fpga topic page so that developers can more easily learn about it.
To associate your repository with the zync-fpga topic, visit your repo's landing page and select "manage topics."