Deep Learning Processing Unit (DPU IP) integration with Application Processing Unit (APU) using (Zynq-7000 PS) in Xilinx Vivado Design Suite
-
Updated
Sep 1, 2021 - VHDL
Deep Learning Processing Unit (DPU IP) integration with Application Processing Unit (APU) using (Zynq-7000 PS) in Xilinx Vivado Design Suite
Driving 32BY16 RGB Panel using ZYNQ SoC
Usese the zybo and nexys 4 ddr to play a game of breakout.
Vivado test IP for Hermes NoC Router
Add a description, image, and links to the vivado-ip-integrator topic page so that developers can more easily learn about it.
To associate your repository with the vivado-ip-integrator topic, visit your repo's landing page and select "manage topics."