verilog-a
Here are 14 public repositories matching this topic...
A simple MOSFET model with only 5-DC-parameters for circuit simulation
-
Updated
Jun 25, 2024
A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley
-
Updated
Nov 30, 2020
A digital genetic algorithm processor
-
Updated
Apr 10, 2020 - Verilog
A fast generative model for stochastic memory cells
-
Updated
Aug 8, 2024 - Julia
Generates verilogA testbench (stimulus and waveforms) for verification of analog IPs (VLSI design)
-
Updated
Apr 9, 2024 - Python
Compact model for light propagation simulation in fNIRS systems
-
Updated
Mar 18, 2024
converts a stg (.g file generated by workcraft) to a verilogA model
-
Updated
Aug 4, 2024 - Python
Language support in Visual Studio Code for VerilogA
-
Updated
May 24, 2024 - TypeScript
Improve this page
Add a description, image, and links to the verilog-a topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the verilog-a topic, visit your repo's landing page and select "manage topics."