All the projects and assignments done as part of VLSI course.
-
Updated
Sep 23, 2020 - Verilog
All the projects and assignments done as part of VLSI course.
This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-source EDA tool which gives RTL to GDSII flow.
Universal Shift Register is a register which can be configured to load and/or retrieve the data in any mode (either serial or parallel) by shifting it either towards right or towards left. In other words, a combined design of unidirectional (either right- or left-shift of data bits as in case of SISO, SIPO, PISO, PIPO) and bidirectional shift re…
Add a description, image, and links to the universal-shift-register topic page so that developers can more easily learn about it.
To associate your repository with the universal-shift-register topic, visit your repo's landing page and select "manage topics."