#
pynq-z2
Here are 2 public repositories matching this topic...
Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis
sdk
fpga
hardware
accelerator
matrix
project
matrix-multiplication
verilog
xilinx
vivado
systemverilog
hardware-designs
hdl
hardware-acceleration
zynq-7000
systolic-arrays
pynq-z2
vitis
-
Updated
Feb 16, 2024 - SystemVerilog
Improve this page
Add a description, image, and links to the pynq-z2 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the pynq-z2 topic, visit your repo's landing page and select "manage topics."