An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
-
Updated
Apr 29, 2024 - Verilog
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
Semester Project on FPGA - Verilog implementation on Sobel Filter for Edge detection on FPGA
Add a description, image, and links to the icoboard topic page so that developers can more easily learn about it.
To associate your repository with the icoboard topic, visit your repo's landing page and select "manage topics."