Pipelined version of Single Cycle Processor.
-
Updated
Jan 28, 2018 - Verilog
Pipelined version of Single Cycle Processor.
This project simules the basic functions of PIC16F84a.
🔐 Hardware Implementation Of AES Algorithm in Verilog HDL
☎️ UART Communication Implementation in Verilog HDL
16 bit IEEE floating point implementation or the UK PinKY pipelined processsor architecture.
Module for load configuration from ClockBuilderPro to Si5340 PLL via i2c interface
📍 A FIFO Memory Implementation in Verilog HDL
This repository focuses on designing and simulating logical circuits using Verilog HDL (Hardware Description Language) with the Icarus Verilog simulator.
🛠 A SDRAM controller in Verilog HDL
This repository consists of Load, Store and Read word data paths using a Single Cycle Core.
All basic to advanced hardware models which are used in VLSI Frontend Design using Verilog HDL
Some basic hardware and logic designs and their respective testbenches written in Verilog HDL
A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
A simple up-down counter project made using icarus verilog as a part of the Digital Design and Computer Organization course (UE19CS207) at PES University.
📦 Prebuilt Icarus Verilog simulator package for x64 Linux.
Add a description, image, and links to the icarus-verilog topic page so that developers can more easily learn about it.
To associate your repository with the icarus-verilog topic, visit your repo's landing page and select "manage topics."