Fearless hardware design
-
Updated
Sep 4, 2024 - Verilog
Fearless hardware design
A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network
Add a description, image, and links to the hardware-accelerator topic page so that developers can more easily learn about it.
To associate your repository with the hardware-accelerator topic, visit your repo's landing page and select "manage topics."