Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
-
Updated
Aug 23, 2024 - C
Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.
Automated EV Code Signing Server and Artifact Uploader
Build and explore multimodal web interactives with pieces of paper!
Simple mac binary signing from any platform
Cross-platform codesigning utility to sign .ipa or .app bundles.
Open-source cross-platform iOS app sideloader (yep, even Linux is supported). Alternative to Sideloadly, AltServer, SideServer, Cydia Impactor, iOS App Signer…
Repository explaining step by step how to sign and notarize packages with Apple using Github Actions 🍎
Supplementary Material "Co-Design Optimisation of Morphing Topology and Control of Winged Drones" published in IEEE 2024 International Conference on Robotics and Automation (ICRA)
Action that signs libraries with a code signing certificate.
A Service Co-Design Trial by Rachel A.Wood
Inpainting protein sequence and structure
This repo aiming to help that quite complicated digital code signing process.
GitHub action to generate codesigned binaries
Tools for packaging, code-signing and notarization of Java applications
Add a description, image, and links to the codesign topic page so that developers can more easily learn about it.
To associate your repository with the codesign topic, visit your repo's landing page and select "manage topics."