Home

Welcome to the clacc wiki!

Accelerator Features

• Process elements: 12*14 = 168
• Network-on-a-chip as on-chip data delievery network
• Bit-serial multiply and add in process element
• Ping pong buffering in process element

Supported network shapes

Memory Mapping

Architecture overview

Design summary

The design is synthesised under virtual .13um CMOS process

• Area:
• Speed: