Skip to content

Commit

Permalink
Update README.md
Browse files Browse the repository at this point in the history
  • Loading branch information
@stnolting
stnolting committed Sep 1, 2023
1 parent 137e188 commit 5a4895a
Showing 1 changed file with 3 additions and 0 deletions.
3 changes: 3 additions & 0 deletions README.md
View file
Original file line number Diff line number Diff line change
Expand Up @@ -13,6 +13,9 @@ using **Ubuntu** on a **64-bit x86 machine** (actually on Ubuntu on Windows).
The provided toolchains also support standard RISC-V ISA extensions like `A`, `C` and `M`.
These prebuilt toolchains are part of the [NEORV32 RISC-V Processor](https://github.com/stnolting/neorv32) project.

ℹ️ Platform-specific instructions for building the toolchain from scratch can be found in the NEORV32 online
user guide: [NEORV32 UG: Building The Toolchain From Scratch](https://stnolting.github.io/neorv32/ug/#_building_the_toolchain_from_scratch)


## Available Toolchains

Expand Down

0 comments on commit 5a4895a

Please sign in to comment.