Add UART FIFO clear flags; add DMA FIRQ interrupt configuration #930
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
add new FIFO clear flags
add trigger type configuration flag
add UART echo demo that does not incorporate the CPU at all
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
UART
Add two new control register bits to manually clear the RX / TX FIFOs:
UART_CTRL_RX_CLR, flag auto-clearsUART_CTRL_TX_CLR, flag auto-clearsDMA
Add new FIRQ interrupt type configuration flag:
DMA_CTRL_FIRQ_TYPE0: trigger DMA operation on rising-edge of selected FIRQ channel (e.g. trigger only once)1: trigger DMA operation whenever the selected FIRQ channel is active/high (e.g. trigger again and again)