Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

B ISA extensions only contains Zba + Zbb + Zbs #869

Merged
merged 6 commits into from
Apr 4, 2024
Merged

B ISA extensions only contains Zba + Zbb + Zbs #869

merged 6 commits into from
Apr 4, 2024

Conversation

stnolting
Copy link
Owner

@stnolting stnolting commented Apr 4, 2024 •
edited
Loading

Finally, the RISC-V B ISA extension (bit manipulation) has been frozen and is about to be ratified.

Now, B only contains the Zba, Zbb and Zbs sub-extensions but not the Zbc sub-extension (carry-less multiplication). Find more information at https://jira.riscv.org/browse/RVS-2006?src=confmacro.

⚠️ Hence, this PR removes Zbc support from the CPU (for now).

@stnolting stnolting added risc-v compliance Modification to comply with official RISC-V specs. HW hardware-related cleanup clean-up the codebase labels Apr 4, 2024
@stnolting stnolting self-assigned this Apr 4, 2024
@stnolting stnolting marked this pull request as ready for review April 4, 2024 18:00
@stnolting stnolting merged commit d43f9af into main Apr 4, 2024
10 checks passed
@stnolting stnolting deleted the b_isa_extension branch April 4, 2024 19:24
@stnolting stnolting mentioned this pull request May 28, 2024
Closed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees

@stnolting stnolting

Labels
cleanup clean-up the codebase HW hardware-related risc-v compliance Modification to comply with official RISC-V specs.
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

None yet
1 participant
@stnolting