Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

optimize FIFO component to improve mapping #828

Merged
merged 3 commits into from
Feb 23, 2024
Merged

optimize FIFO component to improve mapping #828

merged 3 commits into from
Feb 23, 2024

Commits on Feb 23, 2024

  1. [rtl] optimize FIFO component 

    improve mapping to FPGA memory primitives (blockRAM) when configured as "ASYNC read"
    @stnolting
    stnolting committed Feb 23, 2024
    Configuration menu
    Copy the full SHA
    69207d5 View commit details
    Browse the repository at this point in the history

  2. [SLINK] 🐛 fix status flag delay 

    fixing #826
    @stnolting
    stnolting committed Feb 23, 2024
    Configuration menu
    Copy the full SHA
    2f81036 View commit details
    Browse the repository at this point in the history

  3. [changelog] add v1.9.5.8

    @stnolting
    stnolting committed Feb 23, 2024
    Configuration menu
    Copy the full SHA
    36db5e2 View commit details
    Browse the repository at this point in the history