Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add VUnit #65

Merged
merged 4 commits into from
Jun 11, 2021
Merged

Add VUnit #65

merged 4 commits into from
Jun 11, 2021

Conversation

umarcor
Copy link
Collaborator

@umarcor umarcor commented Jun 10, 2021

This is another subset of #47. As discussed, the existing testbench is copied and it's modified for supporting VUnit's Python runner. In following PRs, the proposal is to add advanced verification features and Verification Components to the VUnit testbench(es). As we add those, we can remove the equivalent hand-written test code. In this sense, testing of the UART1 is disabled in the neorv32_tb.simple.vhd, but it is tested in the neorv32_tb.vhd (run with VUnit). Moreover, the Processor workflow is modified, in order to run VUnit tests using the VUnit/vunit_action Action.

@stnolting
Copy link
Owner

stnolting commented Jun 10, 2021

This looks quite complete, right?! 🤔 :

@umarcor
Copy link
Collaborator Author

umarcor commented Jun 10, 2021

It is. If you are good with it, go ahead and merge!

@stnolting stnolting merged commit f2e6e46 into stnolting:master Jun 11, 2021
@umarcor umarcor deleted the sim-vunit branch June 11, 2021 09:43
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

3 participants