Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[rt] SoC: rework r/w access logic and reset #461

Merged
merged 3 commits into from
Dec 20, 2022
Merged

[rt] SoC: rework r/w access logic and reset #461

merged 3 commits into from
Dec 20, 2022

Conversation

stnolting
Copy link
Owner

@stnolting stnolting commented Dec 20, 2022 •
edited
Loading

For each SoC module:

  • split read/write access logic into two processes - one for write access logic, one for read access logic and bus handshake
  • removed explicit reset to don't care ('-')

@stnolting stnolting added HW hardware-related coding-style Related to the HW/SW coding style labels Dec 20, 2022
@stnolting stnolting self-assigned this Dec 20, 2022
@stnolting stnolting marked this pull request as ready for review December 20, 2022 19:20
@stnolting stnolting changed the title [rt] SoC: rework r/w access logic [rt] SoC: rework r/w access logic and reset Dec 20, 2022
@stnolting stnolting merged commit d31b504 into main Dec 20, 2022
@stnolting stnolting deleted the soc_rw_access branch December 20, 2022 19:29
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees

@stnolting stnolting

Labels
coding-style Related to the HW/SW coding style HW hardware-related
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

None yet
1 participant
@stnolting