Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[rtl] mtval CSR is now r/w #460

Merged
merged 4 commits into from
Dec 18, 2022
Merged

[rtl] mtval CSR is now r/w #460

merged 4 commits into from
Dec 18, 2022

Conversation

stnolting
Copy link
Owner

mtval is no longer read-only and can now be written by machine-mode software.

@stnolting stnolting added risc-v compliance Modification to comply with official RISC-V specs. HW hardware-related labels Dec 18, 2022
@stnolting stnolting self-assigned this Dec 18, 2022
@stnolting stnolting marked this pull request as ready for review December 18, 2022 18:03
@stnolting stnolting merged commit b1a6b08 into main Dec 18, 2022
@stnolting stnolting deleted the mtval_rw branch December 18, 2022 19:08
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees

@stnolting stnolting

Labels
HW hardware-related risc-v compliance Modification to comply with official RISC-V specs.
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

None yet
1 participant
@stnolting