Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

🚀 [docs] add neorv32-verilog repository #400

Merged
merged 5 commits into from
Aug 28, 2022
Merged

🚀 [docs] add neorv32-verilog repository #400

merged 5 commits into from
Aug 28, 2022

Conversation

stnolting
Copy link
Owner

@stnolting stnolting commented Aug 28, 2022 •
edited
Loading

neorv32-verilog

This PR adds some documentation and links for the neorv32-verilog repository, which provides an automated GHDL-based flow to convert a custom NEORV32 configuration into an all-Verilog netlist module file (triggered by #266).

@stnolting stnolting added DOC Improvements or additions to documentation enhancement New feature or request experimental Experimental feature labels Aug 28, 2022
@stnolting stnolting self-assigned this Aug 28, 2022
@stnolting stnolting linked an issue Aug 28, 2022 that may be closed by this pull request
[idea] add option to convert processor setup to Verilog #266
Closed
@stnolting stnolting changed the title 🚀 [docs] add neorv32-verilog 🚀 [docs] add neorv32-verilog repository Aug 28, 2022
@stnolting stnolting marked this pull request as ready for review August 28, 2022 09:54
@stnolting stnolting merged commit a5caa8a into main Aug 28, 2022
@stnolting stnolting deleted the neorv32_verilog branch August 28, 2022 13:54
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees

@stnolting stnolting

Labels
DOC Improvements or additions to documentation enhancement New feature or request experimental Experimental feature
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

[idea] add option to convert processor setup to Verilog
1 participant
@stnolting