Skip to content

This is a synthesizable model of the 4017 counter written in VHDL.

License

Notifications You must be signed in to change notification settings

sstelian/4017-counter

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

1 Commit
 
 
 
 
 
 
 
 

Repository files navigation

This is a synthesizable model of the 4017 counter written in VHDL.

About

This is a synthesizable model of the 4017 counter written in VHDL.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages