An 8-bit CPU design (verilog format) in TkGate (under work) () -- With over 30 executable instructions and simplistic addressing, program loading. Follows hardwired control methodology.
Made as part of Computer Architecture and Organization Lab Project.