Skip to content
/ cpu_cisc Public

Verilog implementation of 8-bit CISC Processor using 4 phase clocking scheme

6 stars 1 fork Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

sarthi92/cpu_cisc

BranchesTags

Repository files navigation

cpu_cisc

Verilog implementation of 8-bit CISC Processor using 4 phase clocking scheme

Architecture

cisc_arch

Hardware Flowcharts

cisc_flow

Control Word Format

cw_format cw_ty

Instruction Format

iformat

About

Verilog implementation of 8-bit CISC Processor using 4 phase clocking scheme

Topics

verilog cpu-design

Resources

Readme
Activity

Stars

6 stars

Watchers

5 watching

Forks

1 fork
Report repository

Releases

No releases published

Packages

No packages published

Languages