Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Make "Integer Register-Immediate Operations" Consistent #1072

Merged

Conversation

charlie-rivos
Copy link
Contributor

Properly align the ADDI16SP immediate in wavedrom. Remove the bit brackets from the immediates because the instructions do not uniformly follow the same immediate format.

Properly align the ADDI16SP immediate in wavedrom. Remove the bit
brackets from the immediates because the instructions do not uniformly
follow the same immediate format.

Signed-off-by: Charlie Jenkins <charlie@rivosinc.com>
Copy link
Member

@aswaterman aswaterman left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@charlie-rivos Thank you for lending a hand fixing these nits. Keep 'em coming.

@aswaterman aswaterman merged commit 614ebd6 into riscv:main Jul 21, 2023
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants