Skip to content
View provoostkris's full-sized avatar

Block or report provoostkris

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
provoostkris/README.md
  • 👋 Hi, I’m @provoostkris
  • 👀 I’m interested in electronics (hardware and software)

My github stats

Top Langs

Pinned Loading

  1. grlib-gpl-2020.2-b4254 grlib-gpl-2020.2-b4254 Public

    Adding support for LEON3 - LEON5 - NOELV on terasic DE10 nano and DE0 nano boards

    VHDL 3 1

  2. intel_cyclone_v_soc intel_cyclone_v_soc Public

    Collection of examples using the intel Cyclone 5 SOC FPGA. Demonstrated on Terasic DE10-nano board

    VHDL

  3. neorv32 neorv32 Public

    Forked from stnolting/neorv32

    🖥️ A size-optimized, customizable full-scale 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    VHDL

  4. vhdl-hdmi-out vhdl-hdmi-out Public

    Forked from fcayci/vhdl-hdmi-out

    HDMI Out VHDL code , updated to support low cost terrasic FPGA boards

    VHDL

  5. xilinx_zynq xilinx_zynq Public

    Collection of Xilinx ZynQ examples. Examples using PL, PS or both. Demonstrated on a QMTECH ZYNQ 7010 board

    HTML 1

  6. aes aes Public

    VHDL design of an AES cryptographic function. Compliant with FIPS 197. Currently supports AES-256. With test benches and demonstration projects.

    VHDL 1