vhdl_fifo

This Basic fifo design in vhdl I have used read and write pointer as a 'signal' therefore all assignments happen in next cycle. Only one test case written to check basic read write functionality but i will update more with time.