Skip to content
View farbius's full-sized avatar

Block or report farbius

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. dsp_xilinx_ip dsp_xilinx_ip Public

    Some basic DSP algorithms implemented with xilinx IP cores with explanation, Verilog testbenches and modelling in Python

    Verilog 24 11

  2. linux-vitis-zynq linux-vitis-zynq Public

    Building Linux System Software with Xilinx Vitis 2022.1 and Buildroot for Zynq 7000 / ZynqMP platforms.

    Makefile 13 5

  3. demosaicing demosaicing Public

    Verilog 8 1

  4. kb_radar_course kb_radar_course Public

    VHDL 5 5

  5. resize resize Public

    Verilog 2

  6. gamma_correction gamma_correction Public

    Verilog 1