Skip to content

Actions: enjoy-digital/litex

Actions

ci

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
ci.yml
770 workflow runs
770 workflow runs

Filter by Event

Loading

Filter by Status

Loading

Filter by Branch

Loading

Filter by Actor

Loading
Merge pull request #2030 from trabucayre/gowin_build_gw5a_primitives ci #3158: Commit 6309f30 pushed by enjoy-digital
August 7, 2024 07:23 39m 32s master
master
August 7, 2024 07:23 39m 32s
core: i2c: add i2c master ci #3156: Pull request #2026 synchronize by maass-hamburg
August 5, 2024 12:16 25m 6s VOGL-electronic:core_litei2c
VOGL-electronic:core_litei2c
August 5, 2024 12:16 25m 6s
core: i2c: add i2c master ci #3155: Pull request #2026 synchronize by maass-hamburg
August 5, 2024 11:27 26m 1s VOGL-electronic:core_litei2c
VOGL-electronic:core_litei2c
August 5, 2024 11:27 26m 1s
build/gowin/common.py: re-add tristate impl and SDRxxx for GW5A/Arora family (required for SDRAM use) ci #3154: Pull request #2030 opened by trabucayre
August 4, 2024 14:03 25m 50s trabucayre:gowin_build_gw5a_primitives
trabucayre:gowin_build_gw5a_primitives
August 4, 2024 14:03 25m 50s
soc: add add_spi_ram function ci #3153: Pull request #2028 opened by maass-hamburg
August 1, 2024 13:57 26m 51s VOGL-electronic:spi_ram_add
VOGL-electronic:spi_ram_add
August 1, 2024 13:57 26m 51s
README.md: Be more positive and shorter in moral precisions :). ci #3152: Commit f855417 pushed by enjoy-digital
July 31, 2024 12:55 25m 3s master
master
July 31, 2024 12:55 25m 3s
core: i2c: add i2c master ci #3151: Pull request #2026 synchronize by maass-hamburg
July 31, 2024 11:12 25m 53s VOGL-electronic:core_litei2c
VOGL-electronic:core_litei2c
July 31, 2024 11:12 25m 53s
core: i2c: add i2c master ci #3150: Pull request #2026 opened by maass-hamburg
July 31, 2024 10:15 25m 13s VOGL-electronic:core_litei2c
VOGL-electronic:core_litei2c
July 31, 2024 10:15 25m 13s
Merge pull request #2024 from trabucayre/altera_agilex5_sdrtristate_s… ci #3149: Commit 74127d5 pushed by enjoy-digital
July 30, 2024 17:22 25m 17s master
master
July 30, 2024 17:22 25m 17s
build/altera/common.py: implement SDRTristate for Agilex5 family ci #3148: Pull request #2024 opened by trabucayre
July 30, 2024 13:39 25m 41s trabucayre:altera_agilex5_sdrtristate_special
trabucayre:altera_agilex5_sdrtristate_special
July 30, 2024 13:39 25m 41s
Target hooks ci #3147: Pull request #1942 synchronize by AndrewD
July 28, 2024 23:26 26m 20s motec-research:target_hooks
motec-research:target_hooks
July 28, 2024 23:26 26m 20s
Auto format constants in decimal or hex ci #3146: Pull request #1913 synchronize by AndrewD
July 28, 2024 23:26 24m 48s motec-research:auto_format_constant
motec-research:auto_format_constant
July 28, 2024 23:26 24m 48s
DTS target integration ci #3145: Pull request #1975 synchronize by AndrewD
July 28, 2024 23:19 25m 14s motec-research:dts_target_integration
motec-research:dts_target_integration
July 28, 2024 23:19 25m 14s
litex/tools: Add RemoteI2C ci #3144: Pull request #2022 synchronize by AndrewD
July 28, 2024 23:19 25m 23s motec-research:remote_i2c
motec-research:remote_i2c
July 28, 2024 23:19 25m 23s
DTS zephyr updates ci #3143: Pull request #1974 synchronize by AndrewD
July 28, 2024 23:19 25m 6s motec-research:dts_zephyr_updates
motec-research:dts_zephyr_updates
July 28, 2024 23:19 25m 6s
Merge pull request #2021 from trabucayre/altera_agilex5_ddr_special ci #3142: Commit 3041150 pushed by enjoy-digital
July 26, 2024 16:26 27m 48s master
master
July 26, 2024 16:26 27m 48s
global: Remove @trabucayre's tracers :) ci #3141: Commit ba8830e pushed by enjoy-digital
July 26, 2024 10:57 26m 21s master
master
July 26, 2024 10:57 26m 21s
interconnect/packet/PacketFIFO: Fix payload_fifo.sink.valid. ci #3140: Commit 5c5bc82 pushed by enjoy-digital
July 26, 2024 09:52 25m 23s master
master
July 26, 2024 09:52 25m 23s
litex/tools: Add RemoteI2C ci #3139: Pull request #2022 opened by AndrewD
July 26, 2024 01:33 25m 14s motec-research:remote_i2c
motec-research:remote_i2c
July 26, 2024 01:33 25m 14s
build/altera/common,platform: added ddrinput/ddrout primitives ci #3138: Pull request #2021 opened by trabucayre
July 25, 2024 11:16 25m 25s trabucayre:altera_agilex5_ddr_special
trabucayre:altera_agilex5_ddr_special
July 25, 2024 11:16 25m 25s
add crt0.o to BIOS target list ci #3137: Pull request #2019 opened by hhe07
July 23, 2024 02:20 Action required hhe07:master
hhe07:master
July 23, 2024 02:20 Action required
soc/integration/soc/add_uart: Allow directly passing uart_pads. ci #3136: Commit c51d220 pushed by enjoy-digital
July 22, 2024 14:23 25m 49s master
master
July 22, 2024 14:23 25m 49s
soc/cores/clock/lattice_nx.py: added clk contraints for OSCA output ci #3135: Commit b8cb6da pushed by trabucayre
July 22, 2024 13:11 26m 11s master
master
July 22, 2024 13:11 26m 11s
cores/ram/lattice_nx: Revert #1906 since not working with RAM combini… ci #3134: Commit ecd0f0e pushed by enjoy-digital
July 22, 2024 12:24 26m 13s master
master
July 22, 2024 12:24 26m 13s
Merge pull request #2012 from machdyne/master ci #3133: Commit 4662b95 pushed by enjoy-digital
July 21, 2024 07:34 24m 19s master
master
July 21, 2024 07:34 24m 19s