Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fix typo in docs of AdvSimd.Arm64.TransposeOdd #76971

Merged
merged 1 commit into from
Nov 7, 2022
Merged

Fix typo in docs of AdvSimd.Arm64.TransposeOdd #76971

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 4 additions & 4 deletions src/libraries/System.Private.CoreLib/src/System/Runtime/Intrinsics/Arm/AdvSimd.cs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3432,14 +3432,14 @@ internal Arm64() { }
public static Vector128<ushort> TransposeOdd(Vector128<ushort> left, Vector128<ushort> right) => TransposeOdd(left, right);

/// <summary>
/// uint32x4_t vtrn1q_u32(uint32x4_t a, uint32x4_t b)
/// A64: TRN1 Vd.4S, Vn.4S, Vm.4S
/// uint32x4_t vtrn2q_u32(uint32x4_t a, uint32x4_t b)
/// A64: TRN2 Vd.4S, Vn.4S, Vm.4S
/// </summary>
public static Vector128<uint> TransposeOdd(Vector128<uint> left, Vector128<uint> right) => TransposeOdd(left, right);

/// <summary>
/// uint64x2_t vtrn1q_u64(uint64x2_t a, uint64x2_t b)
/// A64: TRN1 Vd.2D, Vn.2D, Vm.2D
/// uint64x2_t vtrn2q_u64(uint64x2_t a, uint64x2_t b)
/// A64: TRN2 Vd.2D, Vn.2D, Vm.2D
/// </summary>
public static Vector128<ulong> TransposeOdd(Vector128<ulong> left, Vector128<ulong> right) => TransposeOdd(left, right);

Expand Down