Skip to content
View coleblackman's full-sized avatar
🇺🇲
Focusing
🇺🇲
Focusing

Block or report coleblackman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. telemetry-formula-SAE telemetry-formula-SAE Public

    LoRa telemetry firmware for Virginia Motorsports' Formula SAE car

    Jupyter Notebook

  2. TIDENet TIDENet Public

    TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google SkyWater PDK, OpenLANE, and Caravel.

    VHDL 15 5

  3. FPGA-Placement-Generator FPGA-Placement-Generator Public

    This tool generates a macro_placement.cfg file for use with OpenLANE and OpenFPGA.

    Verilog 2

  4. FPGA_core_generator FPGA_core_generator Public

    Generates a valid fpga_core hardware description based on input fpga_top.v

    Python 1

  5. OpenRAM-sky130 OpenRAM-sky130 Public

    Forked from VLSIDA/OpenRAM

    Fork of OpenRAM including skywater130 technology files for OOTB compatibility with skywater. Otherwise, direct from upstream.

    Python

  6. C-port-scanner C-port-scanner Public

    A very lightweight port scanner in C for the class "Intro to Cybersecurity"

    C