Skip to content

Pull requests: chipsalliance/Cores-VeeR-EL2

New pull request New
10 Open 139 Closed
10 Open 139 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Change coverage report structure
#212 opened Jul 16, 2024 by jbylicki Loading…
1
build riscv-dv test with both u-mode enabled and disabled
#208 opened Jul 12, 2024 by wsipak Loading…
9
Include source code in the dashboard
#202 opened Jul 5, 2024 by RRozak Loading…
2
WIP: Fix linter warnings related to undriven nets
#196 opened Jun 28, 2024 by koblonczek Loading…
8
add a test for user mode
#185 opened Jun 11, 2024 by wsipak Loading…
69
Add JTAG type as a configurable parameter
#152 opened Dec 14, 2023 by robertszczepanski Loading…
6
Implement script to evaluate lint and format compliance
#75 opened Apr 3, 2023 by mczyz-antmicro Loading…
33
Manual fixes of selected issues raised by lint
#74 opened Apr 3, 2023 by mczyz-antmicro • Draft
Remove VERILATOR ifdefs, use updated Verilator
#60 opened Feb 20, 2023 by mkurc-ant Loading…
Allow injecting user synchronization modules
#56 opened Feb 15, 2023 by mkurc-ant Loading…
5
ProTip! no:milestone will show everything without a milestone.