Skip to content
View chclau's full-sized avatar

Block or report chclau

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
chclau/README.md
  • 👋 Hi, I’m Claudio Avi Chami, aka chclau
  • 👀 I’m interested in many things. FPGA design, as you will see on my repositories, but also electronics, science, astronomy, wood turning and a long etcetera
  • 💞️ I’m looking to collaborate on -> If you want to write articles, alone or together with me, to be published on my blog, please contact me
  • 📫 How to reach me:
  • email: chclau@yahoo.com
  • website: https://fpgaer.tech

Popular repositories Loading

  1. axi_stream_master axi_stream_master Public

    Source files for AXI Stream tutorial

    VHDL 8 2

  2. PWM PWM Public

    PWM implementation in VHDL

    VHDL 5

  3. axi_lite_reg- axi_lite_reg- Public

    Registers bank with Axi-Lite interface

    VHDL 4

  4. bin_to_7seg bin_to_7seg Public

    VHDL - Binary to seven segments decoder

    VHDL 2

  5. basys3_Magellan basys3_Magellan Public

    Magellan - A HW monitor/debugger for Basys 3

    VHDL 2

  6. saturation_counter saturation_counter Public

    VHDL counter with saturation

    VHDL 1