riscv64: Add bitmanip extension flags #5847
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR clarifies our bit manipulation set of ISA flags.
It seems that our current "B" extension is the full set of instructions defined in the Bit-Manipulation spec (pdf). However we should be querying each extension individually since some processors may not implement all of them.
Additionally it may cause confusion with the currently reserved B extension defined in Chapter 19 of the ISA (pdf). These are unrelated and there is no connection between "B" and the various extensions defined in the Bit-Manipulation spec.
As an example, the SiFive U74 implements only a subset of these (Zbb, Zba) so it wouldn't qualify for most of these optimizations previously, despite most of them only needing Zbb.