Principal HW/SW Engineer @lowRISC.
- Switzerland
-
02:00
(UTC +02:00)
Pinned Loading
-
lowRISC/opentitan
lowRISC/opentitan PublicOpenTitan: Open source silicon root of trust
-
lowRISC/ibex
lowRISC/ibex PublicIbex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
-
pulp-platform/axi
pulp-platform/axi PublicAXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
pulp-platform/hero
pulp-platform/hero PublicHeterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software …
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.