Skip to content

MiguelNarv/SPI-Module-VHDL

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

SPI Module

Description:

This SPI implementation can receive and send data through MISO and MOSI with the following characteristics selection.

  • 4 mode polarity and phase.
  • SCK number of cicles and frequency.
  • Data width.

Entity consists of 5 inputs and 5 outputs as shown below.
Implementation's diagram

The clock signal net is shown in red, reset signal is shown in aqua. Thin signals correspond to a width of 1 bit, thick signals to a width of n bits.

Implementation's diagram

About

SPI implementation for FPGA.

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages