计算机组成原理课程实验：使用Verilog编写流水线CPU
-
实现完全转发
-
实现冒险检测
-
实现36条指令
SLL SRL SRA SLLV SRLV SRAV JR MOVZ MOVN ADD ADDU SUB SUBU AND OR XOR NOR SLT SLTU BLTZ BGEZ J BEQ BNE BLEZ BGTZ ADDI ADDIU SLTI SLTIU ANDI ORI XORI LUI LW SW
-
实现下载
具体见Readme.pdf
-
Notifications
You must be signed in to change notification settings - Fork 3
组成原理课程实验：MIPS 流水线CPU，实现36条指令，转发，冒险检测
License
Lyncien/MIPS-V
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
组成原理课程实验：MIPS 流水线CPU，实现36条指令，转发，冒险检测
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published