Skip to content

Verilog project which is APB bus with UART and GPIO connected to it, fully implemented and synthesizable

Notifications You must be signed in to change notification settings

Ahmed-Khaled24/APB-UART-GPIO

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

53 Commits
 
 
 
 
 
 
 
 

About

Verilog project which is APB bus with UART and GPIO connected to it, fully implemented and synthesizable

Topics

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published