A dump for my VHDL projects, because I want to have a better understanding of Verilog and also Logic circuits.
-
Updated
May 24, 2024 - Verilog
A dump for my VHDL projects, because I want to have a better understanding of Verilog and also Logic circuits.
A simple example on textbook
Self playing Flappy Bird game with machine learning on FPGA with genetic algoritm .
Add a description, image, and links to the vhdl-examples topic page so that developers can more easily learn about it.
To associate your repository with the vhdl-examples topic, visit your repo's landing page and select "manage topics."