Skip to content
View taiqianguo's full-sized avatar
  • qq:663683065

Highlights

  • Pro

Block or report taiqianguo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. ASK_modulator ASK_modulator Public

    design a ASK modulator using DDS

    Verilog 1

  2. ant_colony_opt ant_colony_opt Public

    A FPGA based grid ant colony heurastic optimization , with parallel agents for speed up

    Verilog

  3. audio_array_processing audio_array_processing Public

    an angle detection FPGA implementation with two audio reciever based on AoA algorithm

    Verilog

  4. multi_array_signal_classification-MUSIC- multi_array_signal_classification-MUSIC- Public

    a verilog demo of multi-array-signal-classification algorithm, dtetction of two source from 4 reciver and get AoA based on spectrum extimation

    Verilog 2

  5. matrix_multiplier matrix_multiplier Public

    a matrix multiplier with 2 MAC in parallel, and a spare matrix vector multiplier based on CSR format

    Verilog

  6. fpga_nn fpga_nn Public

    Implementing a 4-bit Quantized DNN in Verilog for Edge AI Acceleration